

ers count up or down. DVX11 is used  
multiplexers D10, E10, and F10.  
ACX10 (X axis unmultiplexed digital-  
transferred to the output of the  
outputs of the latches on each rising  
the microcomputer clock circuitry).  
signals are sent to the digital-to-analog  
eo output.  
outputs represent the physical place-  
The far left of the monitor screen  
the far right is 1023. Therefore, if the  
was greater than 1023, the monitor  
side of the screen and start again on  
wraparound" condition. To prevent a  
select input from UNMDACX11 goes  
than 1023 or less than 0. This selects  
in the multiplexers to the DACs, forc-  
thus keeping the beam on the ap-  
instead of allowing it to wraparound.  
valid) outputs from the X and Y posi-  
atched and gated together to enable  
valid).

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING  
CONFIDENTIAL: Reproduction forbidden without the  
specific written permission of Atari, Inc., Sunnyvale,  
California. This drawing is only conditionally issued, and  
neither receipt nor possession thereof confers or transfers  
any right in, or license to use, the subject matter of the  
drawing or any design or technical information shown  
thereon, nor any right to reproduce this drawing or any part  
thereof, except for manufacture by vendors of Atari, Incor-  
porated and for manufacture under the corporation's writ-  
ten license, no right to reproduce this drawing is granted  
or the subject matter thereof unless by written agreement  
with or written permission from the corporation.

### Sheet 2, Side A

# COCKTAIL ASTEROIDS


## Video Generator

### Section of 034986-XX G





# VECTOR TIMER



The purpose of the vector timer is to time out the length of time it takes to "draw" an actual vector on the monitor display. During the interval when the X and Y position counters are actually drawing the vector, **STOP** is high. This prevents the vector generator state machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, **STOP** goes low, allowing the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F6, decoder E7, LATCH M7, ADDER M6, and counters B7, C7, and D7. M7 contains a scale factor which is added in M6 to the four timer signals. If **TIMER0** thru **TIMER3** inputs are any state but all high, decoder E7 directly decodes the sum and loads the decoded low into one of the counters. When **GO** goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time **STOP** goes low and clears the **GO** flip-flop of the state machine.

If the **TIMER** signals are all high, **ALPHANUM** goes low and data signals **DVX11** and **DVM11** are decoded by decoder E7. This is added to the scale factor and loaded into the counters.


The X and Y position counters: Therefore, the following descriptor counters.

The X position counters contain down/up counters (C9, D9 and E9), multiplexers (M9, M10) and associated gates (B8 and H10). The output of the X position counters is a 12-bit binary number that indicates the location of the beam on the monitor screen. The far left side of the screen and 10:30 position on the screen. Increasing or decreasing this number will cause the beam to move to the right or left. The vector generator state machine decodes this number and then is capable of using that data to load the X and Y position counters in one of two ways.

The state machine can preset these counters to a different number from their previous count. This allows the beam to "jump" to a new location on the screen simultaneously, i.e., for drawing a new vector starting from a position other than where the previous vector ended.



# VECTOR GENERATOR PROGRAM COUNTER




Counters F5, H5 and J5 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.

The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program counter from the vector generator memory via


data latches F7 and H7 and buffers H6 and J6.

The program counter may also be preset to "return" to a previous address which it had stored in its "stack". The stack consists of register files F4, H4, & J4, and down/up counter K5. The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when DMAPUSH is low. Immediately after information is written into the stack, counter K5 increments one count. Immediately before loading the program counter from the stack, counter K5 decrements one count.



FROM  
MICROCOMPUTER  
SHEET 1, SIDE B

## VECTOR GENERATOR MEMORY ADDRESS SELECTOR




The address selector consists of multiplexers F3, H3, J3 and K3. When  $\overline{VMEM}$  is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state,  $\overline{BUFFEN}$  is from  $\Phi 2$  and  $\overline{VW}$  (vector generator write) is low when  $\Phi 2$  and  $\overline{R/WB}$  are both low. When  $\overline{VMEM}$  is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state,  $\overline{BUFFEN}$  and  $\overline{VW}$  are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.


This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR


VECTOR GENERATOR



# GENERATOR RAM




# VECTOR GENERATOR DATA BUFFER



\* USE PIN NUMBERS IN PAREN-  
THESES IF BOARD CONTAINS  
AM8304B INSTEAD OF 74LS245

# R GENERATOR ROM




VECTOR MEMORY ROM/PROM SUBSTITUTION				SPLIT PAD TO BE BRIDGED AT K/L3
ROM #	LOC	PROM #	LOC	
035127	N/P3	035129	K4	⬇
		035130	L4	
	R3		K4	⬆
			L4	

The vector generator memory consists of 2K of RAM and 4K of ROM. It may be directly accessed by the MPU of the microcomputer through the direct memory access procedure (DMA). Data is written in from the microcomputer thru data buffer R2 when BUFFEREN, R/WB are low.

The 2kx8 vector generator program memory chip N/P3 may be substituted with two equivalent 1Kx8 chips in location K4/L4.

TO/FROM  
MPU DATA BUS  
SHEET 1, SIDE B,




IS IN PAREN-  
CONTAINS  
OF 74LS245

LOC	SPLIT PAD TO BE BRIDGED AT K/L3
K4	
L4	
K4	
L4	

consists of 2K  
be directly ac-  
microcomputer  
access process  
the microcom-  
BUFFEN and

generator program  
substituted with  
location K4 and

# VECTOR GENERATOR MEMORY DATA LATCHES



The data latches consist of latch 0 (H7), latch 1 (F7), latch 2 (J7), and latch 3 (K7). Inputs DDMA0 thru DDMA7 are the data outputs from the vector generator memory.

Latches 0 thru 2 are directly clocked by the rising edge of the LATCH0, LATCH1, and LATCH2 outputs from the vector generator's state machine. Latch 3 is clocked by LATCH3 or LATCH0, if ALPHANUM is low. Latch 0 is cleared when RESET, DMAGO, or ALPHANUM goes low. Latch 1 is cleared by ALPHANUM.